rtic/stable/api/search.desc/embedded_hal/embedded_hal-desc-0-.js

1 line
4.8 KiB
JavaScript
Raw Permalink Normal View History

searchState.loadedDescShard("embedded_hal", 0, "crates.io crates.io Documentation Minimum Supported Rust \nDelays.\nDigital I/O.\nBlocking I2C API.\nPulse Width Modulation (PWM) traits.\nBlocking SPI master mode traits.\nDelay with up to nanosecond precision.\nPauses execution for at minimum <code>ms</code> milliseconds. Pause can \nPauses execution for at minimum <code>ns</code> nanoseconds. Pause can \nPauses execution for at minimum <code>us</code> microseconds. Pause can \nError.\nError type\nError kind.\nError type trait.\nHigh pin state.\nSingle digital input pin.\nLow pin state.\nA different error occurred. The original error may contain \nSingle digital push-pull output pin.\nDigital output pin state.\nPush-pull output pin that can read its output state.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nIs the input pin high?\nIs the input pin low?\nIs the pin in drive high mode?\nIs the pin in drive low mode?\nConvert error to a generic error kind\nDrives the pin high.\nDrives the pin low.\nDrives the pin high or low depending on the provided value.\nToggle pin output.\nThe device did not acknowledge its address. The device may \nAddress mode (7-bit / 10-bit).\nThe arbitration was lost, e.g. electrical problems with \nBus error occurred. e.g. A START or a STOP condition is \nThe device did not acknowledge the data. It may not be \nI2C error.\nError type\nI2C error kind.\nI2C error type trait.\nBlocking I2C.\nA bus operation was not acknowledged, e.g. due to the \nI2C no acknowledge error source.\nI2C operation.\nA different error occurred. The original error may contain \nThe peripheral receive buffer was overrun.\nRead data into the provided buffer.\n7-bit address mode type.\n10-bit address mode type.\nEither the device did not acknowledge its address or the \nWrite data from the provided buffer.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nConvert error to a generic I2C error kind.\nReads enough bytes from slave with <code>address</code> to fill <code>read</code>.\nExecute the provided operations on the I2C bus.\nWrites bytes to slave with address <code>address</code>.\nWrites bytes to slave with address <code>address</code> and then reads \nError\nError type\nError kind.\nError type trait.\nA different error occurred. The original error may contain \nSingle PWM channel / pin.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nConvert error to a generic error kind.\nGet the maximum duty cycle value.\nSet the duty cycle to <code>duty / max_duty</code>.\nSet the duty cycle to <code>num / denom</code>.\nSet the duty cycle to 0%, or always inactive.\nSet the duty cycle to 100%, or always active.\nSet the duty cycle to <code>percent / 100</code>\nData in captured on the first clock transition.\nData in captured on the second clock transition.\nAn error occurred while asserting or deasserting the Chip \nDelay for at least the specified number of nanoseconds.\nSPI error.\nError type.\nSPI error kind.\nSPI error type trait.\nReceived data does not conform to the peripheral \nClock signal high when idle.\nClock signal low when idle.\nHelper for CPOL = 0, CPHA = 0.\nHelper for CPOL = 0, CPHA = 1.\nHelper for CPOL = 1, CPHA = 0.\nHelper for CPOL = 1, CPHA = 1.\nSPI mode.\nMultiple devices on the SPI bus are trying to drive the \nSPI transaction operation.\nA different error occurred. The original error may contain \nThe peripheral receive buffer was overrun.\nClock phase.\nClock polarity.\nRead data into the provided buffer.\nSPI bus.\nSPI device trait.\nRead data into the first buffer, while writing data from \nWrite data out while reading data into the provided buffer.\nWrite data from the provided buffer, discarding read data.\nWait until all operations have completed and the bus is \nR