2023-06-30 13:58:43 +02:00
|
|
|
# Change Log
|
|
|
|
|
|
|
|
All notable changes to this project will be documented in this file.
|
|
|
|
This project adheres to [Semantic Versioning](http://semver.org/).
|
|
|
|
|
|
|
|
For each category, *Added*, *Changed*, *Fixed* add new entries at the top!
|
|
|
|
|
|
|
|
## [Unreleased]
|
|
|
|
|
2024-09-29 06:15:12 +02:00
|
|
|
- Replace `proc-macro-error` with `proc-macro-error2`
|
|
|
|
|
2024-05-28 08:01:53 +02:00
|
|
|
### Changed
|
|
|
|
|
2024-08-07 21:17:34 +02:00
|
|
|
- Fix codegen emitting unqualified `Result`
|
2024-05-28 08:01:53 +02:00
|
|
|
- Improve error output for prios > dispatchers
|
|
|
|
|
2024-10-16 21:29:51 +02:00
|
|
|
### Fixed
|
|
|
|
|
|
|
|
- Fix interrupt handlers when targeting esp32c3 and using latest version of esp-hal
|
2024-11-27 20:04:14 +01:00
|
|
|
- Do not limit async priority with `NVIC_PRIO_BITS` when targeting esp32c3
|
2024-10-16 21:29:51 +02:00
|
|
|
|
2024-02-27 13:34:02 +01:00
|
|
|
## [v2.1.0] - 2024-02-27
|
|
|
|
|
2023-09-27 21:39:35 +02:00
|
|
|
### Added
|
|
|
|
|
2024-03-20 21:06:47 +01:00
|
|
|
- Unstable support for RISC-V targets compatible with `riscv-slic`
|
2024-01-29 20:56:15 +01:00
|
|
|
- RTIC v2 now works on stable.
|
2023-09-27 21:39:35 +02:00
|
|
|
- Unstable ESP32-C3 support.
|
|
|
|
|
2024-01-16 08:03:49 +01:00
|
|
|
### Changed
|
|
|
|
|
|
|
|
- Upgraded from syn 1.x to syn 2.x
|
|
|
|
|
2023-07-25 10:01:51 +02:00
|
|
|
## [v2.0.1] - 2023-07-25
|
|
|
|
|
2023-06-30 13:58:43 +02:00
|
|
|
### Added
|
|
|
|
|
2023-07-25 10:01:51 +02:00
|
|
|
- `init` and `idle` can now be externed.
|
2023-06-30 13:58:43 +02:00
|
|
|
|
|
|
|
### Fixed
|
|
|
|
|
2023-07-25 10:01:51 +02:00
|
|
|
- Support new TAIT syntax requirement.
|
|
|
|
|
2023-06-30 14:33:13 +02:00
|
|
|
## [v2.0.0] - 2023-05-31
|
|
|
|
|
|
|
|
- Initial v2 release
|