mirror of
https://github.com/rtic-rs/rtic.git
synced 2024-11-29 23:14:34 +01:00
20 lines
8.1 KiB
HTML
20 lines
8.1 KiB
HTML
|
<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="QSPI flash execute-in-place block"><title>rp2040_pac::xip_ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module xip_<wbr>ctrl</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In crate rp2040_<wbr>pac</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="#">xip_ctrl</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../src/rp2040_pac/xip_ctrl.rs.html#1-153">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>−</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>QSPI flash execute-in-place block</p>
|
||
|
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="ctr_acc/index.html" title="mod rp2040_pac::xip_ctrl::ctr_acc">ctr_acc</a></div><div class="desc docblock-short">Cache Access counter<br />
|
||
|
A 32 bit saturating counter that increments upon each XIP access,<br />
|
||
|
whether the cache is hit or not. This includes noncacheable accesses.<br />
|
||
|
Write any value to clear.</div></li><li><div class="item-name"><a class="mod" href="ctr_hit/index.html" title="mod rp2040_pac::xip_ctrl::ctr_hit">ctr_hit</a></div><div class="desc docblock-short">Cache Hit counter<br />
|
||
|
A 32 bit saturating counter that increments upon each cache hit,<br />
|
||
|
i.e. when an XIP access is serviced directly from cached data.<br />
|
||
|
Write any value to clear.</div></li><li><div class="item-name"><a class="mod" href="ctrl/index.html" title="mod rp2040_pac::xip_ctrl::ctrl">ctrl</a></div><div class="desc docblock-short">Cache control</div></li><li><div class="item-name"><a class="mod" href="flush/index.html" title="mod rp2040_pac::xip_ctrl::flush">flush</a></div><div class="desc docblock-short">Cache Flush control</div></li><li><div class="item-name"><a class="mod" href="stat/index.html" title="mod rp2040_pac::xip_ctrl::stat">stat</a></div><div class="desc docblock-short">Cache Status</div></li><li><div class="item-name"><a class="mod" href="stream_addr/index.html" title="mod rp2040_pac::xip_ctrl::stream_addr">stream_<wbr>addr</a></div><div class="desc docblock-short">FIFO stream address</div></li><li><div class="item-name"><a class="mod" href="stream_ctr/index.html" title="mod rp2040_pac::xip_ctrl::stream_ctr">stream_<wbr>ctr</a></div><div class="desc docblock-short">FIFO stream control</div></li><li><div class="item-name"><a class="mod" href="stream_fifo/index.html" title="mod rp2040_pac::xip_ctrl::stream_fifo">stream_<wbr>fifo</a></div><div class="desc docblock-short">FIFO stream data<br />
|
||
|
Streamed data is buffered here, for retrieval by the system DMA.<br />
|
||
|
This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing<br />
|
||
|
the DMA to bus stalls caused by other XIP traffic.</div></li></ul><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct rp2040_pac::xip_ctrl::RegisterBlock">Register<wbr>Block</a></div><div class="desc docblock-short">Register block</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.CTRL.html" title="type rp2040_pac::xip_ctrl::CTRL">CTRL</a></div><div class="desc docblock-short">CTRL (rw) register accessor: Cache control</div></li><li><div class="item-name"><a class="type" href="type.CTR_ACC.html" title="type rp2040_pac::xip_ctrl::CTR_ACC">CTR_ACC</a></div><div class="desc docblock-short">CTR_ACC (rw) register accessor: Cache Access counter<br />
|
||
|
A 32 bit saturating counter that increments upon each XIP access,<br />
|
||
|
whether the cache is hit or not. This includes noncacheable accesses.<br />
|
||
|
Write any value to clear.</div></li><li><div class="item-name"><a class="type" href="type.CTR_HIT.html" title="type rp2040_pac::xip_ctrl::CTR_HIT">CTR_HIT</a></div><div class="desc docblock-short">CTR_HIT (rw) register accessor: Cache Hit counter<br />
|
||
|
A 32 bit saturating counter that increments upon each cache hit,<br />
|
||
|
i.e. when an XIP access is serviced directly from cached data.<br />
|
||
|
Write any value to clear.</div></li><li><div class="item-name"><a class="type" href="type.FLUSH.html" title="type rp2040_pac::xip_ctrl::FLUSH">FLUSH</a></div><div class="desc docblock-short">FLUSH (rw) register accessor: Cache Flush control</div></li><li><div class="item-name"><a class="type" href="type.STAT.html" title="type rp2040_pac::xip_ctrl::STAT">STAT</a></div><div class="desc docblock-short">STAT (r) register accessor: Cache Status</div></li><li><div class="item-name"><a class="type" href="type.STREAM_ADDR.html" title="type rp2040_pac::xip_ctrl::STREAM_ADDR">STREA<wbr>M_<wbr>ADDR</a></div><div class="desc docblock-short">STREAM_ADDR (rw) register accessor: FIFO stream address</div></li><li><div class="item-name"><a class="type" href="type.STREAM_CTR.html" title="type rp2040_pac::xip_ctrl::STREAM_CTR">STREA<wbr>M_<wbr>CTR</a></div><div class="desc docblock-short">STREAM_CTR (rw) register accessor: FIFO stream control</div></li><li><div class="item-name"><a class="type" href="type.STREAM_FIFO.html" title="type rp2040_pac::xip_ctrl::STREAM_FIFO">STREA<wbr>M_<wbr>FIFO</a></div><div class="desc docblock-short">STREAM_FIFO (r) register accessor: FIFO stream data<br />
|
||
|
Streamed data is buffered here, for retrieval by the system DMA.<br />
|
||
|
This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing<br />
|
||
|
the DMA to bus stalls caused by other XIP traffic.</div></li></ul></section></div></main></body></html>
|