mirror of
https://github.com/rtic-rs/rtic.git
synced 2024-11-29 15:04:32 +01:00
1 line
132 KiB
JavaScript
1 line
132 KiB
JavaScript
|
searchState.loadedDescShard("stm32_metapac", 0, "18 - ADC\n127 - ADC3\n129 - BDMA_CHANNEL0\n130 - BDMA_CHANNEL1\n131 - BDMA_CHANNEL2\n132 - BDMA_CHANNEL3\n133 - BDMA_CHANNEL4\n134 - BDMA_CHANNEL5\n135 - BDMA_CHANNEL6\n136 - BDMA_CHANNEL7\n94 - CEC\n154 - CORDIC\n144 - CRS\n78 - DCMI_PSSI\n110 - DFSDM1_FLT0\n111 - DFSDM1_FLT1\n112 - DFSDM1_FLT2\n113 - DFSDM1_FLT3\n11 - DMA1_STREAM0\n12 - DMA1_STREAM1\n13 - DMA1_STREAM2\n14 - DMA1_STREAM3\n15 - DMA1_STREAM4\n16 - DMA1_STREAM5\n17 - DMA1_STREAM6\n47 - DMA1_STREAM7\n90 - DMA2D\n56 - DMA2_STREAM0\n57 - DMA2_STREAM1\n58 - DMA2_STREAM2\n59 - DMA2_STREAM3\n60 - DMA2_STREAM4\n68 - DMA2_STREAM5\n69 - DMA2_STREAM6\n70 - DMA2_STREAM7\n102 - DMAMUX1_OVR\n128 - DMAMUX2_OVR\n147 - DTS\n145 - ECC\n61 - ETH\n62 - ETH_WKUP\n6 - EXTI0\n7 - EXTI1\n40 - EXTI15_10\n8 - EXTI2\n9 - EXTI3\n10 - EXTI4\n23 - EXTI9_5\n19 - FDCAN1_IT0\n21 - FDCAN1_IT1\n20 - FDCAN2_IT0\n22 - FDCAN2_IT1\n159 - FDCAN3_IT0\n160 - FDCAN3_IT1\n63 - FDCAN_CAL\n4 - FLASH\n153 - FMAC\n48 - FMC\n81 - FPU\n125 - HSEM1\n32 - I2C1_ER\n31 - I2C1_EV\n34 - I2C2_ER\n33 - I2C2_EV\n73 - I2C3_ER\n72 - I2C3_EV\n96 - I2C4_ER\n95 - I2C4_EV\n158 - I2C5_ER\n157 - I2C5_EV\n93 - LPTIM1\n138 - LPTIM2\n139 - LPTIM3\n140 - LPTIM4\n141 - LPTIM5\n142 - LPUART1\n88 - LTDC\n89 - LTDC_ER\n120 - MDIOS\n119 - MDIOS_WKUP\n122 - MDMA\n92 - OCTOSPI1\n150 - OCTOSPI2\n77 - OTG_HS\n75 - OTG_HS_EP1_IN\n74 - OTG_HS_EP1_OUT\n76 - OTG_HS_WKUP\n1 - PVD_AVD\n5 - RCC\n80 - RNG\n41 - RTC_ALARM\n3 - RTC_WKUP\n87 - SAI1\n146 - SAI4\n49 - SDMMC1\n124 - SDMMC2\n97 - SPDIF_RX\n35 - SPI1\n36 - SPI2\n51 - SPI3\n84 - SPI4\n85 - SPI5\n86 - SPI6\n115 - SWPMI1\n2 - TAMP_STAMP\n116 - TIM15\n117 - TIM16\n118 - TIM17\n24 - TIM1_BRK\n27 - TIM1_CC\n26 - TIM1_TRG_COM\n25 - TIM1_UP\n28 - TIM2\n161 - TIM23\n162 - TIM24\n29 - TIM3\n30 - TIM4\n50 - TIM5\n54 - TIM6_DAC\n55 - TIM7\n43 - TIM8_BRK_TIM12\n46 - TIM8_CC\n45 - TIM8_TRG_COM_TIM14\n44 - TIM8_UP_TIM13\n52 - UART4\n53 - UART5\n82 - UART7\n83 - UART8\n155 - UART9\n37 - USART1\n156 - USART10\n38 - USART2\n39 - USART3\n71 - USART6\n149 - WAKEUP_PIN\n0 - WWDG\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nAnalog to Digital Converter\nanalog watchdog 2 configuration register\nanalog watchdog 3 configuration register\ncalibration factors register\nCalibration Factor register 2\nconfiguration register 1\nconfiguration register 2\ncontrol register\nchannel differential or single-ended mode selection …\ngroup regular conversion data register\nReturns the argument unchanged.\nanalog watchdog 2 threshold register\nwatchdog higher threshold register 2\nwatchdog higher threshold register 3\ninterrupt enable register\nCalls <code>U::from(self)</code>.\ninterrupt and status register\ngroup injected sequencer rank 1-4 register\ngroup injected sequencer register\nanalog watchdog 1 threshold register\nwatchdog lower threshold register 2\nwatchdog lower threshold register 3\noffset number 1-4 register\npre channel selection register\nsampling time register 1-2\ngroup regular sequencer ranks register 1\ngroup regular sequencer ranks register 2\ngroup regular sequencer ranks register 3\ngroup regular sequencer ranks register 4\nanalog watchdog 2 configuration register\nanalog watchdog 3 configuration register\ncalibration factors register\nCalibration Factor register 2\nconfiguration register 1\nconfiguration register 2\ncontrol register\nchannel differential or single-ended mode selection …\ngroup regular conversion data register\nanalog watchdog 2 threshold register\nwatchdog higher threshold register 2\nwatchdog higher threshold register 3\ninterrupt enable register\ninterrupt and status register\ngroup injected sequencer rank 1 register\ngroup injected sequencer register\nanalog watchdog 1 threshold register\nwatchdog lower threshold register 2\nwatchdog lower threshold register 3\noffset number x register\nchannel preselection register\nsampling time register n\ngroup regular sequencer ranks register 1\ngroup regular sequencer ranks register 2\ngroup regular sequencer ranks register 3\ngroup regular sequencer ranks regis
|