rtic/src/export.rs

140 lines
2.9 KiB
Rust
Raw Normal View History

//! IMPLEMENTATION DETAILS. DO NOT USE ANYTHING IN THIS MODULE
2019-02-15 19:52:25 +01:00
use core::{cell::Cell, u8};
2018-11-03 17:02:41 +01:00
#[cfg(armv7m)]
use cortex_m::register::basepri;
pub use cortex_m::{
asm::wfi, interrupt, peripheral::scb::SystemHandler, peripheral::syst::SystClkSource,
peripheral::Peripherals,
};
use heapless::spsc::SingleCore;
pub use heapless::{consts, i, spsc::Queue};
2018-11-03 17:02:41 +01:00
#[cfg(feature = "timer-queue")]
pub use crate::tq::{NotReady, TimerQueue};
2018-11-03 17:02:41 +01:00
pub type FreeQueue<N> = Queue<u8, N, u8, SingleCore>;
pub type ReadyQueue<T, N> = Queue<(T, u8), N, u8, SingleCore>;
2018-11-03 17:02:41 +01:00
#[cfg(armv7m)]
#[inline(always)]
pub fn run<F>(priority: u8, f: F)
2018-11-03 17:02:41 +01:00
where
F: FnOnce(),
{
if priority == 1 {
// if the priority of this interrupt is `1` then BASEPRI can only be `0`
f();
unsafe { basepri::write(0) }
} else {
let initial = basepri::read();
f();
unsafe { basepri::write(initial) }
}
2018-11-03 17:02:41 +01:00
}
#[cfg(not(armv7m))]
#[inline(always)]
pub fn run<F>(_priority: u8, f: F)
2018-11-03 17:02:41 +01:00
where
F: FnOnce(),
{
f();
}
2019-02-16 00:22:00 +01:00
// Newtype over `Cell` that forbids mutation through a shared reference
pub struct Priority {
inner: Cell<u8>,
}
impl Priority {
#[inline(always)]
pub unsafe fn new(value: u8) -> Self {
2019-02-16 00:26:07 +01:00
Priority {
inner: Cell::new(value),
}
2019-02-16 00:22:00 +01:00
}
// these two methods are used by `lock` (see below) but can't be used from the RTFM application
2019-02-16 00:22:00 +01:00
#[inline(always)]
fn set(&self, value: u8) {
self.inner.set(value)
}
#[inline(always)]
fn get(&self) -> u8 {
self.inner.get()
}
}
2018-11-03 17:02:41 +01:00
#[inline(always)]
pub fn assert_send<T>()
where
T: Send,
{
}
#[inline(always)]
pub fn assert_sync<T>()
where
T: Sync,
{
}
#[cfg(armv7m)]
#[inline(always)]
pub unsafe fn lock<T, R>(
ptr: *mut T,
2019-02-16 00:22:00 +01:00
priority: &Priority,
ceiling: u8,
nvic_prio_bits: u8,
f: impl FnOnce(&mut T) -> R,
) -> R {
let current = priority.get();
if current < ceiling {
if ceiling == (1 << nvic_prio_bits) {
priority.set(u8::MAX);
let r = interrupt::free(|_| f(&mut *ptr));
priority.set(current);
r
} else {
priority.set(ceiling);
basepri::write(logical2hw(ceiling, nvic_prio_bits));
let r = f(&mut *ptr);
basepri::write(logical2hw(current, nvic_prio_bits));
priority.set(current);
r
}
} else {
f(&mut *ptr)
}
}
#[cfg(not(armv7m))]
#[inline(always)]
pub unsafe fn lock<T, R>(
ptr: *mut T,
2019-02-16 00:22:00 +01:00
priority: &Priority,
ceiling: u8,
_nvic_prio_bits: u8,
f: impl FnOnce(&mut T) -> R,
) -> R {
let current = priority.get();
if current < ceiling {
priority.set(u8::MAX);
let r = interrupt::free(|_| f(&mut *ptr));
priority.set(current);
r
} else {
f(&mut *ptr)
}
}
#[inline]
pub fn logical2hw(logical: u8, nvic_prio_bits: u8) -> u8 {
((1 << nvic_prio_bits) - logical) << (8 - nvic_prio_bits)
}